(IJAER) 2015, Vol. No. 9, Issue No. VI, June

ISSN: 2231-5152

BUILT-IN SELF-TEST AND CALIBRATION OF ON-CHIP SPECTRAL CHARACTERISTICS WITH LOW COMPLEXITY

¹B.Arun Kumar, ²Mr.S.Yuvaraj

¹Student, Department of Electronics and Communication/VLSI Design /SRM University, Chennai, India ²Assistant Professor (O.G), Department of Electronics and Communication SRM University, Chennai, India

ABSTRACT-

This project presents built-in testing (BIT) architecture and its implementation for On-Chip Spectral characteristics to analyze with low complexity. It enables the frequency response and harmonic distortion characterizations of an integrated device-under-test (DUT) through reconfigurable coherent sampling rate. This accurate FFT analysis approach is based on coherent sampling, but it requires a significantly smaller number of points to make the FFT realization more suitable for on-chip built-in testing and calibration applications that require area and power efficiency. External analog instrumentation is avoided, reducing test time and cost. The proposed on-chip testing scheme use Fast Fourier Transform (FFT) algorithm with fixed size and a simple signal generator synchronized with a modified ADC resolution and the overall accuracy is limited by the ADCs resolution. A general methodology for the use of this structure in the functional verification of a DUT is also provided. The technique was assessed by comparing the simulation results from the proposed method of single and multiple tones with the simulation results obtained from the FFT of coherently sampled tones. The results indicate that the proper selection of test tone frequencies can avoid spectral leakage even with multiple narrowly spaced tones.

Keywords- Reconfigurable FFT architecture, radix-2kalgorithm, complex coherent sampling, multitone signals.

INTRODUCTION

Accurate frequency estimation of distorted and noisy signals in industrial power systems is a challenging problem that has attracted much attention. In power systems, the typical application of frequency estimation is for protection against loss of synchronism, under-frequency relaying, power-quality monitoring, and power system stabilization. De-noising and frequency recognition are of critical importance in practical deployment of signal communications. Many de- noising techniques exist in the literature. However, few of them are based on a general and rigorous framework, while at the same time demonstrating effectiveness in large-scale robust multi tone frequency recognition experiments. A key point of this work is to use of a strong on chip testing recognition model. The built in self-testing

http://www.ijaer.com

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

ISSN: 2231-5152

algorithm incorporates prior knowledge about the structure of signals, noise model, which is essential to its performance.

A new method for frequency estimation technique is used in on chip built in self-testing. In any case, the accuracy of the frequency estimation provided by the FFT are affected by errors due to the wideband noise superimposed onto the acquired data in the practical applications. There is a necessity to investigate the statistical behavior of the frequency estimation of distorted and noisy harmonic signals provided by simple and accurate interpolation algorithm. The reason is given here.

1) The influence of a stationary white noise on the frequency estimation provided by the multipoint interpolation FFT based on the maximum side lobe decay window has been analyzed. The frequency estimations are based on the FFT which uses the direct ratio of two maximum amplitude spectral lines and thus contains even items.

RADIX -2K ALGORITHM

The N-point DFT is formulated as

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}, k = 0, 1, \dots, N-1 \dots (1)$$

Where the twiddle factors is defined as $W_N^{nk} = e^{-\frac{2\pi nk}{N}}$. Here 'n' denotes the time index and the k denotes the frequency index. The radix 2^k algorithm can be derived by integrating twiddle factor decomposition through a divide and conquer approach.

A. Radix -2^2 Algorithm

Consider the first two steps of decomposition in radix-2 DIF FFT together. Applying a 3-dimensional linear index map as follows

$$n = \frac{N}{2}n_1 + \frac{N}{4}n_2 + n_3\{n_1, n_2 = 0, 1n_3 = 0 \sim \frac{N}{4} - 1\} \dots (2)$$

$$k = k_1 + 2k_2 + 4k_3\{k_1, k_2 = 0, 1k_3 = 0 \sim \frac{N}{4} - 1\}$$

The DET has the form of

The DFT has the form of

$$X(k_1 + 2k_2 + 4k_3) = \sum_{n_3=0}^{\frac{N}{4}-1} \sum_{n_2=0}^{1} \sum_{n_1=0}^{1} x(\frac{N}{2}n_1 + \frac{N}{4}n_2 + n_3) W_N^{nk}$$

This is also written as,

$$=\sum_{n_3=0}^{\frac{N}{4}-1}\sum_{n_2=0}^{1} \{B_{\frac{N}{2}}^{k_1}(\frac{N}{4}n_2+n_3)\}W_N^{(\frac{N}{4}n_2+n_3)(k_1+2k_2+4k_3)}\dots(3)$$

where the first butterfly structure has the form of

http://www.ijaer.com

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

$$B_{\frac{N}{2}}^{k_1}(\frac{N}{4}n_2+n_3) = x(\frac{N}{4}n_2+n_3) + (-1)^{k_1}x(\frac{N}{4}n_2+n_3+\frac{N}{2})\dots(4)$$

Decomposing the composite twiddle factor, it can be expressed in Eq.(5).

$$W_N^{(\frac{N}{4}n_2+n_3)(k_1+2k_2+4k_3)} = (-j)^{n_2(k_1+2k_2)} W_N^{n_3(k_1+2k_2)} W_{N/4}^{n_3k_3} \dots (5)$$

Substituting the Eq.(5) into Eq.(3) and expanding the summation with regard to index n_2 , we have a set of 4 DFTs of length N_A .

$$X(k_1 + 2k_2 + 4k_3) = \sum_{n_3=0}^{\frac{N}{4}-1} [H_{\frac{N}{4}}^{k_1k_2}(n_3)W_N^{n_3(k_1+2k_2)}]W_{\frac{N}{4}}^{n_3k_3}\dots(6)$$

where a secondary butterfly structure $H_{N_{4}}^{k_{1}k_{2}}(n_{3})$ is expressed as

$$H_{N_{4}}^{k_{1}k_{2}}(n_{3}) = B_{\frac{N}{2}}^{k_{1}}(n_{3}) + (-1)^{k_{2}}(-j)^{k_{1}}B_{\frac{N}{2}}^{k_{1}}(n_{3} + \frac{N}{4})\dots(7)$$

After these two columns, full multiplications are used to apply the decomposed twiddle factor $W_N^{n_3(k_1+2k_2)}$ in Eq.(6). Applying this cascade decomposition recursively to the remaining DFTs of length N/4 in Eq.(6), the complete radix -2^2 FFT algorithm is obtained. Equation (7) represents the first two columns of butterflies with only trivial multiplication of (-j) which can be implemented using only real-imaginary swapping and sign inversion.

The radix- 2^2 algorithm is characterized according to the merit that it has the same multiplicative complexity and as the radix-4 algorithm, but still retains simple structures of the radix-2 butterfly.

B. Radix-2³ Algorithm

To derive the radix- 2^3 algorithm, the first three steps in cascade decomposition are considered. The linear index mapping transforms into 4-dimensional linear index maps,

$$n = \left\langle \frac{N}{2}n_{1} + \frac{N}{4}n_{2} + \frac{N}{8}n_{3} + n_{4} \right\rangle_{N} \dots (8)$$

$$k = \left\langle k_{1} + 2k_{2} + 4k_{3} + 8k_{4} \right\rangle_{N}$$

Applying 4-dimensional linear index map to Eq.(1)

$$X(k_1 + 2k_2 + 4k_3 + 8k_4) = \sum_{n_4=0n_3=0n_2=0n_1=0}^{\frac{N}{8}-1} \sum_{n_4=0n_3=0n_2=0n_1=0}^{1} x(\frac{N}{2}n_1 + \frac{N}{4}n_2 + \frac{N}{8}n_3 + n_4)W_N^{nk} \dots (9)$$

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

ISSN: 2231-5152

with the cascade decomposition, the twiddle factor can be expressed in the form of

$$W_{N}^{(\frac{N}{2}n_{1}+\frac{N}{4}n_{2}+\frac{N}{8}n_{3}+n_{4})(k_{1}+2k_{2}+4k_{3}+8k_{4})} = (-1)^{n_{1}k_{1}} (-j)^{n_{2}(k_{1}+2k_{2})} W_{8}^{n_{3}(k_{1}+2k_{2}+4k_{3})} W_{N/8}^{n_{4}k_{4}} \dots (10)$$

Substitute Eq.(10) into Eq.(9) and expand the summation with regard to index n_1, n_2 and n_3 , a set of 8 DFTs of length N/8 is identified.

$$X(k_1+2k_2+4k_3+8k_4) = \sum_{n_4=0}^{\frac{N}{8}-1} [T_{N/8}^{k_1k_2k_3}(n_4)W_N^{n_4(k_1+2k_2+4k_3)}]W_{N/8}^{n_4k_4} \dots (11)$$

Where the third butterfly has the expression of

$$T_{N/8}^{k_1k_2k_3}(n_4) = H_{N/4}^{k_1k_2}(n_4) + (-1)^{k_3} W_8^{(k_1+2k_2)} H_{N/4}^{k_1k_2}(n_4 + \frac{N}{8}) \dots (12)$$

Equation (12) reveals that the butterfly contains twiddle factors with $W_8^{(k_1+2k_2)}$. Since they are a constant scalar with $(-j)^{k_2}(\frac{\sqrt{2}}{2}(1-j))^{k_1}$ a constant multiplier can be used instead of a programmable multiplier such as the Booth multipliers. Full complex multiplications are used to apply the decomposed twiddle factor, $W_N^{n_4(k_1+2k_2+4k_3)}$, after the third column. The complete algorithm can be obtained by repeating the procedure.

PROPOSED ARCHITECTURE

In this brief, reconfigurable radix- FFT architecture is proposed. The proposed architecture consists of butterfly units, signal generator, coherent sampling (ADC), FFT block, calibration and spectrum analyzers.

BLOCK DIAGRAM



Fig.1 Block diagram of proposed system

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

http://www.ijaer.com

ISSN: 2231-5152

A.Butterfly Units

The butterfly units perform complex additions and subtractions of two input data: x(n) and $x(n + \frac{N}{2})$. The behavior of the butterfly units is as follows. All input values are saved into the delay buffers until the $\frac{N}{2}^{th}$ input is entered. Then, the butterfly units conduct calculations between the input values and delay buffer outputs, after entering the $(\frac{N}{2}) + 1^{st}$ input. During the last $\frac{N}{2}$ clock cycles, all butterfly calculations are performed at each stage. Butterfly unit 1 (BU1) conducts complex additions and subtractions only. However, butterfly unit 2 (BU2) includes twiddle factor W_4 multiplication utilizing the multiplexers and control signals.

B. Coherent sampling

In fig.2,the Coherent sampling is a useful and efficient technique for evaluating the spectral efficiency of analog/mixed signal circuits, because it increases the FFT accuracy and eliminates the need for a window function if certain conditions are met. Coherent sampling of a single tones assures that it's power in the spectrum is contained exactly one frequency bin. The condition for coherent sampling is given by,

Fin/Fsample = Ncycle/NFFT

Where Fin is the input frequency, Fsamp is the sampling frequency, Ncycle is the integer number of cycles in the signal to be sampled, and NFFT is the length of the FFT engine.

(13)

To ensure coherent sampling, one can first determine the number of integer cycles that fits into the predefined sampling window, and use it to approximate the input frequency to the near optimal frequency that is exactly matches with one of the discrete frequency bin in the spectrum for the given FFT length.

Coherent sampling methods can be used for performing single-tone testing,

Because the nearby optimal frequency can be calculated by single tone frequency component. The proper selection of test tone frequencies can avoid spectral leakage even with multiple narrowly spaced tones. It follows the rules of coherent sampling instead of defining the near-optimal fundamental FFT frequency for a single test tone.

SIMULATION AND IMPLEMENTATION

VERILOG is frequently used for two different goals: simulation of electronic designs and synthesis of such designs. Synthesis is a process where a VERILOG is compiled and mapped into an

http://www.ijaer.com

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

ISSN: 2231-5152

implementation technology such as an FPGA or an ASIC. Many FPGA vendors have free tools to synthesize VERILOG for use with their chips, where ASIC tools are often very expensive.



Flow Summary

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

ISSN: 2231-5152

http://www.ijaer.com

Flow Status Quartus II Version Revision Name Top-level Entity Name Family Device Timing Models Met timing requirements Total logic elements Total orebinational functions Dedicated logic registers Total registers Total pins Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs	Successful - Sun Oct 19 18:23:37 2014 9.0 Build 132 02/25/2009 SJ Web Edition TOP top_module Cyclone III EP3C16F484C6 Final N/A 1.205 / 15.408 (6 %) 932 / 15.408 (6 %) 936 / 15.408 (5 %) 836 71 / 347 (20 %) 0 0 / 516.096 (0 %) 0 / 112 (0 %) 0 / 4 (0 %)	
Fig.4.Area U PowerPlay Power Analyzer Status Quartus II Version Revision Name Top-level Entity Name Family Device Power Models Total Thermal Power Dissipation Core Opnamic Thermal Power Dissipation Core Static Thermal Power Dissipation I/O Thermal Power Dissipation Power Estimation Confidence	Successful - Sun Oct 19 18:23:37 2014 9.0 Build 132 02/25/2009 SJ Web Edition TOP top_module Cyclone III EP3C16F484C6 Final 83.91 mW 8.87 mW 51.80 mW 23.24 mW Low: user provided insufficient toggle rate data	
Fig.5.Power (Utilization Report	

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

http://www.ijaer.com

ISSN: 2231-5152



Fig .6.Hardware Implementation of Coherent Sampling FFT output's.

CONCLUSION

In this paper, a radix -2^k algorithm and coherent sampling based FFT will give better hardware complexity & power optimization with considerable delay enhancement. An accurate FFT-based analysis approach was introduced for FFT core with single and multitone point spectral characterizations. The project approach was derived from the coherent sampling method. The method avoids the use of a large number of FFT points to minimize the required FFT resources for area- and power-efficient built-in testing applications. *Modelsim* based pre simulation results of an FFT implementation showed the feasibility of the approach. For a QUARTUS II based hardware synthesis report of 16-point FFT computation, the implemented FFT engine consumes an estimated power of 77.10 mW and occupies an area of 256 nm which almost 4 times less as compared to variable point FFT

An accurate FFT analysis based approach was introduced for on-chip spectral characteristics of multi tone signals. By selecting the appropriate frequency, ADC resolution and FFT length to achieve the desired frequency resolution in the output spectrum without the spectral leakage. This method avoids the use of large number of FFT points to minimize the on-chip FFT resources for area and power efficient applications.

REFERENCES

[1] Hari Chauhan, *Student Member, IEEE*, Yongsuk Choi, Marvin Onabajo, *Member, IEEE*, In-Seok Jung, *Student Member, IEEE*, and Yong-Bin Kim, *Senior Member, IEEE*.

http://www.ijaer.com

ISSN: 2231-5152

(IJAER) 2015, Vol. No. 9, Issue No. VI, June

[2] B. Murmann, "Digitally assisted analog circuits," IEEE Micro, vol. 26, no. 2, pp. 39-47, Mar.-Apr. 2006.

[3] D. Kaczmzn, M. Shah, M. Alam, M. Rachedine, D. Cashen, L. Han, and A. Raghavan, "A singlechip 10-band WCDMA/HSDPA 4-band GSM/EDGE SAW-less CMOS receiver with DigRF 3G interface and +90 dBm IIP2," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 718-739, Mar. 2009.

[4] J. Lee and H. Lee, "A high-speed two-parallel radix -2⁴ FFT/IFFT processor for MB-OFDM UWB systems," *IEICE Trans. Fundam.*, vol. E91-A, no. 4, pp. 1206–1211, Apr. 2008.

[5] Y. Chen, Y. Tsao, Y. Wei, C. Lin, and C. Lee, "An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 2, pp. 146–150, Feb. 2008.

[6] M. Shin and H. Lee, "A high-speed four-parallel radix -2⁴ FFT processor for UWB applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2008, pp. 960–963.